Abstract-This paper proposes a transformer-assisted pulsewidth-modulation zero-voltage-switching neutral-pointclamped (NPC) inverter. With the assistance of a transformer-assisted small-rating lossless auxiliary circuit, the main switches work with zero-voltage switching without suffering from any voltage/current spikes, under simple explicit control. The technique allows for higher operating frequency and better device utilization of the NPC inverter. Operation, analysis, design, as well as testing results from a 7-kW prototype are presented in detail.
I. INTRODUCTION
T HE neutral-point-clamped (NPC) inverter [1] has been playing a growing role in the past decade in drive [2] , [4] and power system applications [3] , due to the expanded capacity with the existing devices without the problematic series association, as well as the reduced output harmonics. To limit the and rate of change of the switching device, different snubber schemes utilizing either RCD snubbers [4] or low-loss snubbers [5] , [6] have been developed, where the switching frequency has been substantially limited due to the significant snubber loss. Regenerative snubbers avoid the loss at the expense of the considerable hardware complexity [7] , [8] , which may even include baby snubbers for the recovery choppers [9] . Moreover, snubbers, either dissipative or regenerative, suffer from such other problems as voltage/current spikes, series inductor loss, as well as the adverse effects from the snubbing diodes [10] , etc.
Several previous publications have resorted to soft-switching techniques for snubbing of the NPC inverter. Besides the early thyristor three-state inverter [11] which actually works with zero-current switching, zero-voltage switching schemes realized with resonant dc link [12] and auxiliary resonant commutated-pole-inverter (ARCPI) [13] have also been investigated [14] , [15] . In particular, the ARCPI NPC inverter [15] , as shown in Fig. 1 seems a more promising scheme for high-power applications due to the small-power auxiliary circuit and full pulsewidth-modulation (PWM) operation capability. However, the scheme requires complicated current monitoring and controlling to ensure zero-voltage switching Manuscript received August 3, 2001 ; revised December 9, 2001 Fig. 1 . Configuration of the ARCPI NPC inverter proposed in [15] , based on the two-level origin [13] . [13] , especially when possible fluctuation of the dc-link capacitor center-tap potentials are taken into account [16] . Protection of the auxiliary devices -from voltage spikes during their reverse recoveries constitutes the other difficulty of the circuit [17] . Moreover, the auxiliary devices in the circuit are subject to 1.5 times the main devices blocking voltage, significantly raising the cost for the auxiliary circuit.
As shown in Fig. 2 , this paper proposes an alternative zerovoltage-switching scheme for the NPC inverter, based on the two-level origin [18] . By setting the transformer ratio to less than 1/4 according to the potential resonant loop losses, the proposal requires no additional monitoring or controlling circuit for ensuring zero-voltage operation. Moreover, as the auxiliary devices are all clamped to the dc rails by the NPC configuration, an overvoltage protecting circuit is no longer necessary. Except for and , all the auxiliary devices block the same voltage as the main devices, rendering the circuit more practically interesting. It is worth mentioning that the blocking voltage can be halved by using a full-bridge structure [18] . The number of diodes, however, is also doubled. Operation, analysis, design, and testing of the circuit will be presented in this paper.
II. CIRCUIT OPERATION
Neglecting the effects from the second-order circuit parasitics as stray inductances and capacitances , etc., the whole circuit can be decoupled into two independent zero-voltage-switching poles, as shown in Fig. 3 [19]. It will be assumed constant and will not be dealt with further for the sole purpose of this paper.
For the first pole, as shown in Fig. 3(a) , the output can be switched between the plus rail and the zero rail by gating and alternatively, while is always ON and is always OFF in the main circuit, and is always ON and is always OFF in the auxiliary circuit. As a result, for the main circuit, forms the freewheeling path of the down-arm, and in series with forms the forward path of the down-arm. In the meanwhile, always sees zero voltage, whereas serves as the snubbing capacitance for the down-arm. Moreover, for the auxiliary circuit, forms the freewheeling path of the down-arm, and in series with forms the forward path of the down-arm.
For the second pole, as shown in Fig. 3(b) , the output can be switched between the zero rail and the minus rail by gating and alternatively, while is always ON and is always OFF in the main circuit, and is always ON and is always OFF in the auxiliary circuit. Similar to the first pole, in the main circuit, forms the freewheeling path of the up-arm and in series with forms the forward path of the up-arm. always sees zero voltage whereas serves as the snubbing capacitance for the up-arm. Also, in the auxiliary circuit, forms the freewheeling path and in series with forms the forward path of the up-arm.
Evidently, both of the decoupled circuits work as a transformer-assisted PWM zero-voltage-switching pole inverter [18] . In Fig. 3(a) , auxiliary switches and assist the commutations of and , respectively, in the first zero-voltage-switching pole. On the other hand, in Fig. 3(b) , auxiliary switches and assist the commutations of and , respectively, in the second zero-voltage-switching pole.
As operation of one pole is identical to the other, only the operation of the first pole will be described. Assume that for each snubbing capacitance, a zero-voltage detecting circuit is installed across it for releasing the gating signal of its corresponding main device ( ; ; ; ) S is always ON and S is always OFF in the main circuit. S is always ON and S is always OFF in the auxiliary circuit. [18] . Assume further that the transformer ratio is set less than 1/4 which ensures the pole voltage swinging to the rail level during the commutation resonance with the presence of commutation loop losses [18] . Referring to Fig. 4 for the commutation step diagrams and Fig. 5 for the predicted commutation waveformes, the commutations between -during a switching cycle under negative load current condition will proceed in the steps described as follows.
Step 1) -: Circuit steady state. Freewheeling diodes and carry the load current. Circuit output is connected to the plus rail.
Step 2) -: Turn off and turn on simultaneously at , leading to conduction of the auxiliary diode . A voltage source valued at is induced on . Currents in and start decreasing.
Step 3)
-: and becomes blocking at . is then charged and is discharged. Step diagrams for the commutations between S -S when the load current is negative (k is the transformer ratio, k = N =N = N =N < 1=4).
Step signal is released by the zero-voltage detecting circuit installed across it.
Step 9)
-: Currents in the resonant inductor and the auxiliary diode extinct at . gating signal can be withdrawn. Circuit returns to the original state.
and carry the load current. Circuit output is connected to the plus rail. In practice, due to magnetization of the transformer, following each commutation, a residual current will flow in the auxiliary switch and the transformer secondary, when the resonant current in the auxiliary diode and the transformer primary reaches zero. This residual current will not be reset until the turn-off of the auxiliary switch, which must be well taken into account during transformer designing, so that the residual current will be minimized.
Note that the inner switch may not work exactly at zerovoltage switching in practice when the parasitic inductances and capacitances of the circuit are taken into account. Assume a parasitic inductance with the neutral rail and a negative load current flowing through and connecting the output to the neutral rail. Now, to transfer the load current from and to and , the neutral rail current will decrease leading to discharging of the resonant capacitor via . Upon reaching the steady state ( and conducting), both and will be charged by via the parasitic inductance of the neutral rail. Consequently, voltage across will not be zero. Thus for the next commutation, the turn-on of will see the discharging of and will not exactly be zero-voltage switching as a result. Analogously, inner switch will see the same problem in the second pole when load current is positive.
This problem is essentially resulted from the topological drawback of the NPC inverter, i.e., the inner two switches of a NPC leg are actually not directly clamped as in the two-level inverter. It is in series with that is clamped to , rather than itself. In the same sense, it is in series with that is clamped to , rather than itself. Therefore, when and are both OFF, can block higher voltage than and can see some voltage rather than zero, or, alternatively, when and are both OFF, can block higher voltage than and can see some voltage rather than zero.
(a) (b) Fig. 6 . Variations of commutation durations t and t with load current and transformer ratio; mathematical expressions for t and t are given in Table I . This problem can be resolved by paralleling to each clamping diode a small rating switch so that a direct clamping path for the corresponding main switch is established. In practice, the problem can be well mitigated by fine low-inductance bus-bar designing.
III. CIRCUIT ANALYSIS AND DESIGNING
Since each pole works in the same way as the two-level transformer-assisted PWM zero-voltage-switching pole inverter, the characteristics of the two-level transformer assisted PWM zerovoltage-switching pole inverter applies also in the present circuit. Under the following assumptions, the commutation duration, the resonant inductor peak current, the resonate inductor rms current (averaged over the switching cycle) and the resonant capacitor rms current (averaged over the switching cycle) in relation to load current, transformer ratio, and switching cycle are shown in Figs. 6-10, respectively. Details of the mathematical expressions [18] have been included in Tables II-V. • Snubbing capacitance , resonant frequency , resonant impedance , and switching cycle . Unit current , unit voltage , unit time.
. • Circuit parasitics, device switching delays, losses, etc., are neglected in the analysis. From Fig. 6 , for diode-to-switch commutation, the commutation duration increases with load current but decreases with transformer ratio. For switch-to-diode commutation, it decreases with both load current and transformer ratio. From  Fig. 7 , for diode-to-switch commutation, the peak resonant inductor current increases with load current but decreases with transformer ratio. For switch-to-diode commutation, it decreases with both load current and transformer ratio. Moreover, from Fig. 8 , the resonant inductor rms current contributed from diode-to-switch commutation increases with load current, but decreases with transformer ratio and switching cycle. The resonant inductor rms current contributed from switch-to-diode are given in Table IV. commutation, however, decreases with load current, transformer ratio, and switching cycle. The synthesized resonant inductor rms current contributed from both diode-to-switch commutation and switch-to-diode commutation is given in Fig. 9 , which increases with load current, but decreases with transformer ratio and switching cycle. Finally, the synthesized resonant capacitor rms current contributed from both diode-to-switch commutation and switch-to-diode commutation is shown in Fig. 10 , it decreases with transformer ratio and switching cycle. For load current within 1-unit amplitude, it decreases also with load current, beyond which, it becomes independent of the load current. The reverse proportional relation of the commutation duration, resonant inductor peak current, and resonant inductor rms current with load current for switch-to-diode commutation highly justifies the auxiliary switch gating strategy in this paper to trigger the corresponding auxiliary switch simultaneously with the main switch not only for diode-to-switch commutation where such triggering is indispensable for achieving zero-voltage switching, but also for switch-to-diode commutation where such triggering becomes dispensable above certain load current level. Such triggering strategy facilitates significant control simplification while the extra loss so accrued during switch-to-diode commutation is negligible.
Note that the auxiliary switch rms current equals the diode to switch commutation component for one load current direction, and it equals the switch-to-diode commutation component for the other load current direction. As far the auxiliary diode in the transformer primary is concerned, the rms current stresses can be given accordingly from the transformer ratio.
For design of the auxiliary circuit, the transformer ratio should be set less than 1/4 dependent on the actual resonant loop resistance to ensure the pole voltage swinging to the rail level during the commutation resonance [18] . The resonant capacitance can be designed as per the device turn-off loss and the associated thermal condition [20] . Resonant inductance can then be decided according to the accepted resonant circuit rms current stress based on Fig. 9 , taking into account the system are given in Table V. operating frequency. Rating of the auxiliary switch or the auxiliary diode can be determined according to the rms current stress given in Fig. 8 , and the peak current stress given in Fig. 7 . Gating signal width for the auxiliary switch must cover the maximum commutation duration given in Fig. 6 and remains constant over the low-frequency cycle. In the meantime, the minimum pulsewidth in the inverter PWM pattern should not fall less than this duration. The next commutation should not start before the conclusion of the previous commutation.
On the other hand, transformer design can be based on the knowledge of commutation (magnetization) duration and the resonant inductor rms current stress. Particular attention is required keeping the magnetization current minimized. Meanwhile, with peak and rms resonant inductor current information, the resonant inductor can be designed.
IV. EXPERIMENTATION RESULTS
A 7-kW insulated gate bipolar transistor (IGBT) half-bridge NPC inverter prototype has been built. The specifications of which are given in Table I . Circuit parameters of the prototype are:
H, F, . Auxiliary switch gating signal width is set at 14.4 s. Maximum and Minimum PWM widths are set at 136.8 and 16.8 s, respectively.
Main switches and auxiliary switches used are Semikron SKM50GB123D (1200 V/50 A). Auxiliary diodes and , used are ultrafast HFA30T60C (600 V/30 A). Inverter output is installed with a second-order filter mH and F. Four 350-V/3300-F capacitors are used at the dc link. It is worth mentioning that the half-bridge prototype is modulated with normal subharmonic PWM pattern under which the neutral potential has been proved to be self-balancing when the load is not purely capacitive, due to the inherent feedback loop for the dc current component flowing into the neutral potential [21] . No specific measures are taken for stabilizing the neutral potential.
Four simple zero-voltage detecting circuits [18] are employed to interface the four Semikron SKH10 drivers to the main IGBT switches for releasing the gating signals once the detected voltage reaches zero. Fig. 11 shows the main device voltage and current waveformes duringand -commutation. Obviously, the In the meanwhile, Fig. 12 shows the waveforms of the auxiliary switch voltage and current as well as the load current during to commutation. The auxiliary switch works with zero current turn-off and inductive turn-on, and no voltage spike is observed. With a predicted commutation duration of 7.2 s according to Fig. 6(a) and a predicted peak resonant current of 47.8 A according to Fig. 7(a) at load current of 20 A, the experimental values are 6.7 s and 40.5 A respectively. The analysis results presented in Section III are well validated. Further, detailed relationships among resonant inductor current, load current and main switch voltage during diode-to-switching commutation and switching-to-diode commutation are illustrated in Figs. 13 and 14 . Minor errors occur due to the ohmic losses in the commutation processes neglected in the analysis. Measured prototype efficiency is 95%.
V. CONCLUSIONS
The analysis and experimentation presented verify that the proposed small-rating zero-current -switching auxiliary circuit guarantees the zero-voltage switching of the NPC main switches, without requiring any extra monitoring or controlling and without incurring any voltage/current spikes or modulation constraints. The auxiliary switches block the same voltage as the main switches. The scheme can be used to advantage for high-power high-frequency application of the NPC inverter where conventional snubber or hard switching is not expected to offer adequate performance.
